


## GCE Electronics ET1 1141-01

All Candidates' performance across questions

						
Question Title	N	Mean	SD	Max Mark	FF	Attempt %
1	817	7.1	1.5	8	88.8	99.9
2	812	4.4	2.1	6	73.1	99.3
3	816	5.5	2.4	9	60.9	99.8
4	816	2.9	2.3	7	41.8	99.8
5	813	2.8	2	6	45.8	99.4
6	810	3.2	1.5	5	64.9	99
7	813	4.1	2.2	7	58	99.4
8	803	6.4	3.7	12	53.3	98.2



3. (a) Simplify the following expressions, showing your working where appropriate.

(i)  $\bar{A}.1 =$  ..... [1]

(ii)  $(B + \bar{A}).(\bar{B} + A) =$  .....

[2]

- (b) A different logic system produced the Karnaugh map shown below.

DC \ BA	BA			
	00	01	11	10
00	0	0	1	1
01	1	1	0	0
11	1	1	0	1
10	0	0	1	1

Give the simplest Boolean expression for the output Q of this logic system.  
Show any groups that you create on the map.

[3]

.....

.....

.....

- (c) Apply DeMorgan's theorem to the following expression **and** simplify the result.  
All steps of the simplification must be shown.

[3]

$$Q = (\overline{\bar{A}.\bar{B}}).(\overline{A + \bar{B}})$$

.....

.....

.....

.....

.....

3. (a) Simplify the following expressions, showing your working where appropriate.

(i)  $\bar{A}.1 = \underline{A}$  [1]

(ii)  $(B + \bar{A}).(\bar{B} + A) = \underline{B + \bar{A} . \bar{B} + A = 0}$  [2]

- (b) A different logic system produced the Karnaugh map shown below.

BA	00	01	11	10
DC				
00	0	0	1	1
01	1	1	0	0
11	1	1	0	1
10	0	0	1	1

Give the simplest Boolean expression for the output Q of this logic system.  
Show any groups that you create on the map.

$\underline{C . \bar{B} + \bar{C} . B + D . B . \bar{A}}$  [3]

- (c) Apply DeMorgan's theorem to the following expression **and** simplify the result.  
All steps of the simplification must be shown.

$\overline{(\bar{A} . \bar{B})} + \overline{(A + \bar{B})} \quad Q = (\bar{A} . \bar{B}) . (A + \bar{B}) \quad (\bar{\bar{A}} + \bar{\bar{B}}) + (\bar{A} . \bar{\bar{B}})$

$\underline{A + B + A . \bar{B} = \bar{B}}$

3. (a) Simplify the following expressions, showing your working where appropriate.

(i)  $\bar{A}.1 = \underline{A}$  [1]

(ii)  $(B + \bar{A}).(\bar{B} + A) = \underline{B + \bar{A} . \bar{B} + A = 0}$  [2]

- (b) A different logic system produced the Karnaugh map shown below.

BA	00	01	11	10
DC				
00	0	0	1	1
01	1	1	0	0
11	1	1	0	1
10	0	0	1	1

Give the simplest Boolean expression for the output Q of this logic system.  
Show any groups that you create on the map.

$\underline{C . \bar{B} + \bar{C} . B + D . B . \bar{A}}$  [3]

- (c) Apply DeMorgan's theorem to the following expression **and** simplify the result.  
All steps of the simplification must be shown.

$\overline{(\bar{A} . \bar{B})} + \overline{(A + \bar{B})} \quad Q = (\bar{A} . \bar{B}) . (A + \bar{B}) \quad (\bar{\bar{A}} + \bar{\bar{B}}) + (\bar{A} . \bar{\bar{B}})$

$\underline{A + B + A . \bar{B} = \bar{B}}$  [3]

3. (a) Simplify the following expressions, showing your working where appropriate.

(i)  $\bar{A}.1 = \bar{A}$  [1]

(ii)  $(B + \bar{A}).(\bar{B} + A) = \bar{B}.A$  [2]

- (b) A different logic system produced the Karnaugh map shown below.

BA	00	01	11	10
DC				
00	0	0	1	1
01	1	1	0	0
11	1	1	0	1
10	0	0	1	1

Give the simplest Boolean expression for the output Q of this logic system.  
Show any groups that you create on the map. [3]

$Q = C.\bar{B} + B.\bar{C} + D.\bar{C}.B$

- (c) Apply DeMorgan's theorem to the following expression **and** simplify the result.  
All steps of the simplification must be shown. [3]

$$Q = (\bar{A}.\bar{B}).(\bar{A} + \bar{B})$$

$$Q = (\bar{A}.\bar{B}).(\bar{A} + \bar{B})$$

$$Q = \bar{A}.B$$

3. (a) Simplify the following expressions showing your working where appropriate.

(i)  $\bar{A}.1 = \bar{A}$  ✓ [1] 1

(ii)  $(B + \bar{A}).(\bar{B} + A) = \bar{B}.A$  ✗ [2] 0

- (b) A different logic system produced the Karnaugh map shown below.

BA	00	01	11	10
DC				
00	0	0	1	1
01	1	1	0	0
11	1	1	0	1
10	0	0	1	1

Give the simplest Boolean expression for the output Q of this logic system. Show any groups that you create on the map. ✓ [3] 2

$Q = C.\bar{B} + B.\bar{C} + D.\bar{C}.B$  ✗

- (c) Apply DeMorgan's theorem to the following expression and simplify the result. All steps of the simplification must be shown. [3] 0

$Q = (\bar{A}.\bar{B}).(\bar{A} + \bar{B})$   
 $Q = (\bar{A}.\bar{B}).(\bar{A} + \bar{B})$   
 $Q = (\bar{A}.\bar{B}).(\bar{A} + \bar{B})$   
 $Q = \bar{A}.B$  ✗

3. (a) Simplify the following expressions, showing your working where appropriate.

(i)  $\bar{A}.1 = 1$  [1]

(ii)  $(B + \bar{A}).(\bar{B} + A) = A + B$  [2]

- (b) A different logic system produced the Karnaugh map shown below.

BA	00	01	11	10
DC				
00	0	0	1	1
01	1	1	0	0
11	1	1	0	1
10	0	0	1	1

Give the simplest Boolean expression for the output Q of this logic system.  
Show any groups that you create on the map.

[3]

$$C \cdot \bar{B} + \bar{C} \cdot B$$

- (c) Apply DeMorgan's theorem to the following expression **and** simplify the result.  
All steps of the simplification must be shown.

[3]

$$Q = (\overline{A \cdot B})(\overline{A + B})$$

$$\overline{A} \cdot \bar{B} + \overline{A + B}$$

$$\overline{A} \cdot \bar{B} + \overline{A + B}$$

$$A + B + \overline{A} \cdot \bar{B}$$

$$A + B + \overline{A + B}$$

$$= B$$

$$A + B + \bar{A} \cdot \bar{B}$$

- [1]





BA \ DC	00	01	11	10
00	0	0	1	1
01	1	1	0	0
11	1	1	0	1
10	0	0	1	1



[3]

$$C \cdot \bar{B} + \bar{C} \cdot B$$


- [3]

$$\overline{A \cdot B} + \overline{A + B} \quad Q = \overline{(\overline{A \cdot B})(\overline{A + B})}$$

$$\begin{aligned} \overline{\overline{A}} + \overline{\overline{B}} &+ \overline{\overline{A + B}} & A + B &+ \overline{\overline{A \cdot B}} \\ A + B &+ \overline{\overline{A + B}} & &= B \\ A + B &+ \overline{\overline{A \cdot B}} & & \end{aligned}$$



4. The incomplete circuit diagram shows a simple random number generator.



(a) (i) What does the circle (o) on the reset connection indicate? [1]

(ii) **Complete** the circuit diagram by adding a logic gate and suitable connections so that the largest number displayed is 5. [3]


(b) Describe, in detail, what happens to the display when:

(i) switch A is open; [1]

(ii) switch A is pressed and held closed. [1]

(c) Explain why a 15 kHz astable is suitable for this application. [1]

4. The incomplete circuit diagram shows a simple random number generator.



- (a) (i) What does the circle (o) on the reset connection indicate? [1]

*Inverted*

- (ii) **Complete** the circuit diagram by adding a logic gate and suitable connections so that the largest number displayed is 5. [3]

- (b) Describe, in detail, what happens to the display when:

- (i) switch A is open; [1]

*Nothing will happen as there is no connection to 5V*


- (ii) switch A is pressed and held closed. [1]

*The display will flash on and off each time with a different number*

- (c) Explain why a 15 kHz astable is suitable for this application. [1]

*will make it flash on long enough to be visible to the human eye*

4. The incomplete circuit diagram shows a simple random number generator.



- (a) (i) What does the circle (o) on the reset connection indicate? [1]

*Inverted*

- (ii) **Complete** the circuit diagram by adding a logic gate and suitable connections so that the largest number displayed is 5. [3]

- (b) Describe, in detail, what happens to the display when:

- (i) switch A is open; [1]

*Nothing will happen as there is no connection to 5V*

- (ii) switch A is pressed and held closed. [1]

*The display will flash on and off each time with a different number*

- (c) Explain why a 15 kHz astable is suitable for this application. [1]

*will make it flash on long enough to be visible to the human eye*

The circuit diagram shows a 5V power supply at the top and a 0V ground at the bottom. A Pulse Generator (15 kHz) is connected to the input of an OR gate. The other input of the OR gate is connected to a switch labeled 'A'. The output of the OR gate is connected to the 'D' input of a BCD Counter. The BCD Counter has four outputs labeled D, C, B, and A. The 'A' output is connected to the 'R' (Reset) input of the counter. The outputs C, B, and A are connected to a 3-input AND gate. The output of the AND gate is connected back to the 'A' input of the OR gate. The BCD Counter is connected to a Decoder Driver, which is connected to a 7-segment display. The display currently shows the digit '8'. The 7-segment display is connected to ground through a resistor.

- Means it is logic 0 activated


- Describe, in detail, what happens to the display when:

- the pulse generator generates random numbers

- The pulse generator stops and gives out a random number

- Because it generates 15 thousand random numbers per second

4. The incomplete circuit diagram shows a simple random number generator.



- (a) (i) What does the circle (o) on the reset connection indicate? [1]

Means it is logic 0 activated

- (ii) **Complete** the circuit diagram by adding a logic gate and suitable connections so that the largest number displayed is 5. [3]

- (b) Describe, in detail, what happens to the display when:

- (i) switch A is open; [1]

the pulse generator generates random numbers


- (ii) switch A is pressed and held closed. [1]

the pulse generator stops and gives out a random number

- (c) Explain why a 15 kHz astable is suitable for this application. [1]

Because it generates 15 thousand random numbers per second

4. The incomplete circuit diagram shows a simple random number generator.



- (a) (i) What does the circle (o) on the reset connection indicate? [1]

It resets at a logic 0

- (ii) **Complete** the circuit diagram by adding a logic gate and suitable connections so that the largest number displayed is 5. [3]

- (b) Describe, in detail, what happens to the display when:

- (i) switch A is open; [1]

it activates the BCD counter  
providing a fixed width pulse.

- (ii) switch A is pressed and held closed. [1]


Nothing will happen to the display  
as the NOR gate wont function.

- (c) Explain why a 15 kHz astable is suitable for this application. [1]

Because it will turn on and  
then stay on.



4. The incomplete circuit diagram shows a simple random number generator.



- (a) (i) What does the circle (o) on the reset connection indicate? [1]

It resets at a logic 0

- (ii) **Complete** the circuit diagram by adding a logic gate and suitable connections so that the largest number displayed is 5. [3]

- (b) Describe, in detail, what happens to the display when:

- (i) switch A is open; [1]

it activates the BCD counter  
providing a fixed width pulse.

- (ii) switch A is pressed and held closed. [1]

Nothing will happen to the display  
as the NOR gate won't function.

- (c) Explain why a 15 kHz astable is suitable for this application. [1]

Because it will turn on and  
then stay on.



8. A data sheet for an op-amp is given below.


Parameter	Value
Open-loop gain	$3.0 \times 10^5$
Input impedance	$2.0 \times 10^{12} \Omega$
Saturation voltage for a $\pm 13 \text{ V}$ supply	$\pm 12 \text{ V}$
Slew rate	$4.8 \text{ V } \mu\text{s}^{-1}$
Gain-bandwidth product	$3.6 \text{ MHz}$

The op-amp is powered from a  $\pm 13 \text{ V}$  supply.

An amplifier has a **variable** voltage gain. The minimum voltage gain is 0 and the maximum voltage gain is  $-60$ .

- (a) Complete the circuit diagram for a voltage amplifier with this specification. [3]

Input ○ —



0V ○ —————



- (b) (i) Calculate the **two** resistance values which give a maximum voltage gain of  $-60$ . Identify the feedback resistance. [2]

- (ii) What is the input impedance of this voltage amplifier? [1]

- (c) The voltage gain is adjusted and the output voltage measured to be  $-9\text{ V}$  when the input voltage is  $200\text{ mV}$ . Calculate the new voltage gain. [1]



- (d) The voltage gain is changed to  $-30$ . Calculate the maximum bandwidth of the amplifier with this voltage gain. [2]

**TURN OVER FOR THE  
REST OF THE QUESTION.**

- (e) The following signal is applied to the input to illustrate the effect of slew-rate on the output of the voltage amplifier.

Draw the output voltage on the axes below.  $V_{OUT}$  is initially at 0V.

[3]



END OF PAPER

8. A data sheet for an op-amp is given below.


Parameter	Value
Open-loop gain	$3.0 \times 10^5$
Input impedance	$2.0 \times 10^{12} \Omega$
Saturation voltage for a $\pm 13 \text{ V}$ supply	$\pm 12 \text{ V}$
Slew rate	$4.8 \text{ V } \mu\text{s}^{-1}$
Gain-bandwidth product	$3.6 \text{ MHz}$

The op-amp is powered from a  $\pm 13 \text{ V}$  supply.

An amplifier has a **variable** voltage gain. The minimum voltage gain is 0 and the maximum voltage gain is  $-60$ .

- (a) Complete the circuit diagram for a voltage amplifier with this specification.

[3]



- (b) (i) Calculate the **two** resistance values which give a maximum voltage gain of  $-60$ . Identify the feedback resistance. [2]

$$R_f = 59$$

$$R_i = 1$$

- (ii) What is the input impedance of this voltage amplifier? [1]

$$2.0 \times 10^{12}$$

- (c) The voltage gain is adjusted and the output voltage measured to be  $-9V$  when the input voltage is  $200\text{ mV}$ . Calculate the new voltage gain. [1]

$$\frac{-9}{0.2} = -45 \quad 8.8$$

- (d) The voltage gain is changed to  $-30$ . Calculate the maximum bandwidth of the amplifier with this voltage gain. [2]



$$0.2 + \frac{200}{30} = 29.8$$

**TURN OVER FOR THE  
REST OF THE QUESTION.**

- (e) The following signal is applied to the input to illustrate the effect of slew-rate on the output of the voltage amplifier.

Draw the output voltage on the axes below.  $V_{OUT}$  is initially at 0V.

[3]



END OF PAPER

8. A data sheet for an op-amp is given below.


Parameter	Value
Open-loop gain	$3.0 \times 10^5$
Input impedance	$2.0 \times 10^{12} \Omega$
Saturation voltage for a $\pm 13 \text{ V}$ supply	$\pm 12 \text{ V}$
Slew rate	$4.8 \text{ V } \mu\text{s}^{-1}$
Gain-bandwidth product	$3.6 \text{ MHz}$

The op-amp is powered from a  $\pm 13 \text{ V}$  supply.

An amplifier has a **variable** voltage gain. The minimum voltage gain is 0 and the maximum voltage gain is  $-60$ .

- (a) Complete the circuit diagram for a voltage amplifier with this specification.

[3]



- (b) (i) Calculate the **two** resistance values which give a maximum voltage gain of  $-60$ . Identify the feedback resistance. [2]

$$R_f = 59$$



$$R_i = 1$$

- (ii) What is the input impedance of this voltage amplifier? [1]

$$2.0 \times 10^{12}$$



- (c) The voltage gain is adjusted and the output voltage measured to be  $-9\text{V}$  when the input voltage is  $200\text{mV}$ . Calculate the new voltage gain. [1]

$$\frac{-9}{0.2} = -45$$

$$8.8$$



- (d) The voltage gain is changed to  $-30$ . Calculate the maximum bandwidth of the amplifier with this voltage gain. [2]

$$0.2 + \frac{29.8}{30} = 29.8$$





**TURN OVER FOR THE  
REST OF THE QUESTION.**

- (e) The following signal is applied to the input to illustrate the effect of slew-rate on the output of the voltage amplifier.

Draw the output voltage on the axes below.  $V_{OUT}$  is initially at 0V.

[3]



END OF PAPER



8. A data sheet for an op-amp is given below.


Parameter	Value
Open-loop gain	$3.0 \times 10^5$
Input impedance	$2.0 \times 10^{12} \Omega$
Saturation voltage for a $\pm 13 \text{ V}$ supply	$\pm 12 \text{ V}$
Slew rate	$4.8 \text{ V } \mu\text{s}^{-1}$
Gain-bandwidth product	$3.6 \text{ MHz}$

The op-amp is powered from a  $\pm 13 \text{ V}$  supply.

An amplifier has a **variable** voltage gain. The minimum voltage gain is 0 and the maximum voltage gain is  $-60$ .

- (a) Complete the circuit diagram for a voltage amplifier with this specification.

[3]



- (b) (i) Calculate the **two** resistance values which give a maximum voltage gain of  $-60$ . Identify the feedback resistance. [2]

$$R_F = 60k$$

$$-60/1 = -60$$

$$R_{in} = 1k$$

- (ii) What is the input impedance of this voltage amplifier? [1]

$$1k \quad (R_{in})$$

- (c) The voltage gain is adjusted and the output voltage measured to be  $-9V$  when the input voltage is  $200mV$ . Calculate the new voltage gain. [1]

$$-9 / 200m = -45$$

- (d) The voltage gain is changed to  $-30$ . Calculate the maximum bandwidth of the amplifier with this voltage gain. [2]

$$3.6M / 30 = 120k Hz$$



**TURN OVER FOR THE  
REST OF THE QUESTION.**



- (e) The following signal is applied to the input to illustrate the effect of slew-rate on the output of the voltage amplifier.

Draw the output voltage on the axes below.  $V_{OUT}$  is initially at 0 V.

[3]



END OF PAPER



8. A data sheet for an op-amp is given below.

Parameter	Value
Open-loop gain	$3.0 \times 10^5$
Input impedance	$2.0 \times 10^{12} \Omega$
Saturation voltage for a $\pm 13 \text{ V}$ supply	$\pm 12 \text{ V}$
Slew rate	$4.8 \text{ V } \mu\text{s}^{-1}$
Gain-bandwidth product	$3.6 \text{ MHz}$


The op-amp is powered from a  $\pm 13 \text{ V}$  supply.

An amplifier has a **variable** voltage gain. The minimum voltage gain is 0 and the maximum voltage gain is  $-60$ .

- (a) Complete the circuit diagram for a voltage amplifier with this specification.

[3]

2



- (b) (i) Calculate the **two** resistance values which give a maximum voltage gain of  $-60$ . Identify the feedback resistance. [2]

$$R_F = 50k$$

$$-60/1 = -60$$

$$R_{in} = 1k$$

- (ii) What is the input impedance of this voltage amplifier? [1]

$$1k \quad (R_{in})$$

- (c) The voltage gain is adjusted and the output voltage measured to be  $-9V$  when the input voltage is  $200mV$ . Calculate the new voltage gain. [1]

$$-9 / 200m = -45$$

- (d) The voltage gain is changed to  $-30$ . Calculate the maximum bandwidth of the amplifier with this voltage gain. [2]



$$3.6MHz / 30 = 120kHz$$

**TURN OVER FOR THE  
REST OF THE QUESTION.**

- (e) The following signal is applied to the input to illustrate the effect of slew-rate on the output of the voltage amplifier.

Draw the output voltage on the axes below.  $V_{OUT}$  is initially at 0V.

[3]



END OF PAPER

8. A data sheet for an op-amp is given below.


Parameter	Value
Open-loop gain	$3.0 \times 10^5$
Input impedance	$2.0 \times 10^{12} \Omega$
Saturation voltage for a $\pm 13 \text{ V}$ supply	$\pm 12 \text{ V}$
Slew rate	$4.8 \text{ V } \mu\text{s}^{-1}$
Gain-bandwidth product	$3.6 \text{ MHz}$

The op-amp is powered from a  $\pm 13 \text{ V}$  supply.

An amplifier has a **variable** voltage gain. The minimum voltage gain is 0 and the maximum voltage gain is  $-60$ .  
*inverting*

- (a) Complete the circuit diagram for a voltage amplifier with this specification.

[3]



- (b) (i) Calculate the **two** resistance values which give a maximum voltage gain of  $-60$ . Identify the feedback resistance. [2]

$$G = - \frac{R_F}{R_{in}} = \frac{60}{1} = -60 = -60$$

$R_{in} = 1\text{K}\Omega$  feedback resistance  
 $R_F = 60\text{k}\Omega$

- (ii) What is the input impedance of this voltage amplifier? [1]

$1\text{k}\Omega$

- (c) The voltage gain is adjusted and the output voltage measured to be  $-9\text{V}$  when the input voltage is  $200\text{mV}$ . Calculate the new voltage gain. [1]

$$200\text{mV} = 0.2\text{V} \quad \frac{9\text{V}}{0.2\text{V}} = 45 = -45$$

- (d) The voltage gain is changed to  $-30$ . Calculate the maximum bandwidth of the amplifier with this voltage gain. [2]

$$BW = \frac{GBWP}{G} = \frac{3.6 \times 10^6}{30} = 120,000\text{Hz} = 120\text{kHz}$$

**TURN OVER FOR THE  
REST OF THE QUESTION.**





- (e) The following signal is applied to the input to illustrate the effect of slew-rate on the output of the voltage amplifier.

Draw the output voltage on the axes below.  $V_{OUT}$  is initially at 0V.

[3]

$$\text{slew rate} = \frac{V_{out}}{t} = \frac{V_{out}}{7}$$



END OF PAPER

8. A data sheet for an op-amp is given below.


Parameter	Value
Open-loop gain	$3.0 \times 10^5$
Input impedance	$2.0 \times 10^{12} \Omega$
Saturation voltage for a $\pm 13 \text{ V}$ supply	$\pm 12 \text{ V}$
Slew rate	$4.8 \text{ V } \mu\text{s}^{-1}$
Gain-bandwidth product	$3.6 \text{ MHz}$

The op-amp is powered from a  $\pm 13 \text{ V}$  supply.

An amplifier has a **variable** voltage gain. The minimum voltage gain is 0 and the maximum voltage gain is  $-60$ .  
inverting

- (a) Complete the circuit diagram for a voltage amplifier with this specification.

[3]





- (b) (i) Calculate the **two** resistance values which give a maximum voltage gain of  $-60$ . Identify the feedback resistance. [2]

$$G = - \frac{R_F}{R_{in}} = \frac{60}{1} = -60 = -60$$

$R_{in} = 1\text{K}\Omega$  feedback resistance  
 $R_F = 60\text{k}\Omega$

- (ii) What is the input impedance of this voltage amplifier? [1]

$1\text{k}\Omega$

- (c) The voltage gain is adjusted and the output voltage measured to be  $-9\text{V}$  when the input voltage is  $200\text{mV}$ . Calculate the new voltage gain. [1]

$$200\text{mV} = 0.2\text{V} \quad \frac{9\text{V}}{0.2\text{V}} = 45 = -45$$

- (d) The voltage gain is changed to  $-30$ . Calculate the maximum bandwidth of the amplifier with this voltage gain. [2]

$$BW = \frac{GBWP}{G} = \frac{3.6 \times 10^6}{30} = 120.000\text{Hz} = 120\text{kHz}$$



**TURN OVER FOR THE  
REST OF THE QUESTION.**

- (e) The following signal is applied to the input to illustrate the effect of slew-rate on the output of the voltage amplifier.

Draw the output voltage on the axes below.  $V_{OUT}$  is initially at 0V.

[3]

$$\text{slew rate} = \frac{V_{out}}{t} = \frac{V_{out}}{7}$$



END OF PAPER